The SuperB factory is an Italian e+ e- acceler- ator project that plans to reach a luminosity higher than 10^36 cm−2s−1 by means of a very small beam size and with moderate beam currents. To achieve the performance imposed by physics, six layers of microstrip silicon sensors, with different pitches and lengths, are foreseen in the present design of the Silicon Vertex Tracker (SVT). The SuperB SVT readout chip for inner Layers (L0-L3) is a 128-channel mixed-signal integrated circuit in a 130 nm CMOS technology. Each channel consists of a charge-sensitive preamplifier, a second order unipolar semi- Gaussian shaper, a baseline restorer and a hit discriminator. A 4 bit A/D conversion will be performed by means of the Time-Over- Threshold (ToT) technique. This paper presents the solutions adopted in this chip for the analog channel building blocks and discusses the simulation results for the current design along with the expected performance in terms of parameters such as signal- to-noise ratio, dynamic range, linearity, power dissipation and hit time resolution.

(2013). Fast Analog Front-end for the Readout of the SuperB SVT Inner Layers [conference presentation - intervento a convegno]. Retrieved from http://hdl.handle.net/10446/27887

Fast Analog Front-end for the Readout of the SuperB SVT Inner Layers

TRAVERSI, Gianluca;RE, Valerio;MANGHISONI, Massimo;GAIONI, Luigi;
2013-01-01

Abstract

The SuperB factory is an Italian e+ e- acceler- ator project that plans to reach a luminosity higher than 10^36 cm−2s−1 by means of a very small beam size and with moderate beam currents. To achieve the performance imposed by physics, six layers of microstrip silicon sensors, with different pitches and lengths, are foreseen in the present design of the Silicon Vertex Tracker (SVT). The SuperB SVT readout chip for inner Layers (L0-L3) is a 128-channel mixed-signal integrated circuit in a 130 nm CMOS technology. Each channel consists of a charge-sensitive preamplifier, a second order unipolar semi- Gaussian shaper, a baseline restorer and a hit discriminator. A 4 bit A/D conversion will be performed by means of the Time-Over- Threshold (ToT) technique. This paper presents the solutions adopted in this chip for the analog channel building blocks and discusses the simulation results for the current design along with the expected performance in terms of parameters such as signal- to-noise ratio, dynamic range, linearity, power dissipation and hit time resolution.
2013
Traversi, Gianluca; Re, Valerio; Manghisoni, Massimo; Gaioni, Luigi; Ratti, Lodovico
File allegato/i alla scheda:
File Dimensione del file Formato  
06551223.pdf

Solo gestori di archivio

Versione: publisher's version - versione editoriale
Licenza: Licenza default Aisberg
Dimensione del file 1.47 MB
Formato Adobe PDF
1.47 MB Adobe PDF   Visualizza/Apri
Pubblicazioni consigliate

Aisberg ©2008 Servizi bibliotecari, Università degli studi di Bergamo | Terms of use/Condizioni di utilizzo

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/10446/27887
Citazioni
  • Scopus 1
  • ???jsp.display-item.citation.isi??? 1
social impact