Interstrip capacitances of the readout board used in large triple-GEM detectors for the CMS Muon Upgrade

To cite this article: M. Abbas et al 2020 JINST 15 P12019

View the article online for updates and enhancements.
Interstrip capacitances of the readout board used in large triple-GEM detectors for the CMS Muon Upgrade


Corresponding authors.

Now at INFN Sezione di Genova, Genova, Italy

2020 JINST 15 P12019

https://doi.org/10.1088/1748-0221/15/12/P12019
Université Libre de Bruxelles, Bruxelles, Belgium

Ghent University, Ghent, Belgium

Institute for Nuclear Research and Nuclear Energy, Sofia, Bulgaria

Peking University, Beijing, China

Sun Yat-Sen University, Guangzhou, China

University de Los Andes, Bogota, Colombia

Universidad de Antioquia, Medellin, Colombia

Academy of Scientific Research and Technology — ENHEP, Cairo, Egypt

Ain Shams University, Cairo, Egypt

Cairo University, Cairo, Egypt

Helwan University, also at Zewail City of Science and Technology, Cairo, Egypt

RWTH Aachen University, III. Physikalisches Institut A, Aachen, Germany

Karlsruhe Institute of Technology, Karlsruhe, Germany

Institute for Nuclear Research ATOMKI, Debrecen, Hungary

Panjab University, Chandigarh, India

Delhi University, Delhi, India

Saha Institute of Nuclear Physics, Kolkata, India

Bhabha Atomic Research Centre, Mumbai, India

Politecnico di Bari, Università di Bari and INFN Sezione di Bari, Bari, Italy

Università di Bologna and INFN Sezione di Bologna, Bologna, Italy

Laboratori Nazionali di Frascati INFN, Frascati, Italy

Università di Napoli and INFN Sezione di Napoli, Napoli, Italy

Università di Pavia and INFN Sezione di Pavia, Pavia, Italy

Università di Bergamo and INFN Sezione di Bergamo, Bergamo, Italy

Korea University, Seoul, Korea

Seoul National University, Seoul, Korea

University of Seoul, Seoul, Korea

College of Engineering and Technology, American University of the Middle East, Dasman, Kuwait

Vilnius University, Vilnius, Lithuania

National Center for Physics, Islamabad, Pakistan

Texas A&M University at Qatar, Doha, Qatar

University of Colombo, Colombo, Sri Lanka

Trincomalee Campus, Eastern University, Sri Lanka, Nilaveli, Sri Lanka

University of Ruhuna, Matara, Sri Lanka

CERN, Geneva, Switzerland

Texas A&M University, College Station, U.S.A.

University of California, Davis, Davis, U.S.A.

Wayne State University, Detroit, U.S.A.

University of California, Los Angeles, U.S.A.

University of Wisconsin, Madison, U.S.A.

Florida Institute of Technology, Melbourne, U.S.A.

E-mail: stephen.butalla@cern.ch, shivali.malhotra@cern.ch
We present analytical calculations, Finite Element Analysis modelling, and physical measurements of the interstrip capacitances for different potential strip geometries and dimensions of the readout boards for the GE2/1 triple-Gas Electron Multiplier detector in the CMS muon system upgrade. The main goal of the study is to find configurations that minimize the interstrip capacitances and consequently maximize the signal-to-noise ratio for the detector. We find agreement at the 1.5–4.8% level between the two methods of calculations and on the average at the 17% level between calculations and measurements. A configuration with halved strip lengths and doubled strip widths results in a measured 27–29% reduction over the original configuration while leaving the total number of strips unchanged. We have now adopted this design modification for all eight module types of the GE2/1 detector and will produce the final detector with this new strip design.

Detector modelling and simulations II (electric fields, charge transport, multiplication and induction, pulse formation, electron emission, etc); Micropattern gaseous detectors (MSGC, GEM, THGEM, RETHGEM, MHSP, MICROPIC, MICROMEGAS, InGrid, etc)

ArXiv ePrint: 2009.09505
## Contents

1 Introduction .................................................. 1

2 Geometry of CMS GE2/1 GEM detectors ................. 3

3 Calculation and modelling .............................. 4
   3.1 Analytical calculation ............................ 4
   3.2 Finite Element Analysis model ................. 7

4 Experimental measurements .......................... 8

5 Results and discussion ................................. 11
   5.1 Comparison of results from analytical calculations and from FEA model 11
   5.2 Results from experimental measurements .... 12
   5.3 Results for interstrip capacitance with and without a copper-covered PCB and 3D model 13

6 Summary and conclusions ............................. 16

---

### 1 Introduction

The Large Hadron Collider (LHC) was built to shed light on several fundamental questions in particle physics. The Compact Muon Solenoid (CMS) experiment [1] is one of the LHC’s two general purpose experiments designed and built to detect and reconstruct particles produced in proton-proton (pp) and heavy ion (proton-ion and ion-ion) collisions. With the discovery of the Higgs boson [2, 3], the CMS Collaboration has established a rigorous research program involving precise measurements of Higgs boson properties and searches for new physics. This requires a large increase in the LHC luminosity, which puts stringent requirements on the detectors. In order to maintain its excellent performance, the CMS experiment is currently undergoing a series of upgrades of its components, including its muon system [4, 5]. The upgrade of the muon system is a critical component of CMS due to the strong role of exploring new physics with muons in the final state.

The CMS muon system is composed of three detector technologies: Resistive Plate Chambers (RPCs), Drift Tubes (DTs) and Cathode Strip Chambers (CSCs), all of which are being upgraded [5]. To ensure continued function of the muon trigger at acceptably low Level-1 trigger rates and to increase redundancy and acceptance of the muon system, a new muon subdetector based on Gas Electron Multipliers (GEMs) [6] is being added in the forward region of the CMS detector (see figure 1) [5, 7]. For this upgrade, triple-GEM detectors, i.e. micro-pattern gas detectors with three GEM foils, are being used. Figure 2 shows a schematic cross section of the geometrical configuration of drift anode, foils, and readout board for all CMS triple-GEM detectors.
**Figure 1.** An R-z cross section of a quadrant of the upgraded CMS detector highlighting the locations of the new GE1/1, GE2/1, and ME0 stations with GEM technology in the CMS muon endcap region. The previously existing muon stations, i.e. drift tubes (MB), cathode strip chambers (ME), and resistive plate chambers (RB, RE), and the flux-return steel yoke (dark areas) are also shown.

**Figure 2.** Cross-sectional view of a CMS triple-GEM detector consisting of three GEM foils.
One of the challenges with any detector system is improving the signal-to-noise ratio (S/N). One variable that influences the noise in the detector is the capacitance between readout strips on the readout board (ROB), that we refer to as the “interstrip capacitance”. As the S/N is influenced by the geometrical configuration and the dimensions of the readout strips, i.e. the length and width of the strips, as well as their spacing, the interstrip capacitance is crucial for detector operation and performance. The purpose of this study is to optimize the final readout strip geometry of the GEM detectors in the GE2/1 station (see figure 1) to maximize the S/N.

Specifically, we are addressing the concern that the strips are quite long in the original design of the largest GE2/1 modules. This leads to significant capacitances presented to the inputs of the front-end electronics and a danger of unacceptable noise levels. We consider modifying the original design [5] by cutting the strips in half and doubling their widths while keeping the gap between strips the same. This obviously preserves the area of each strip and consequently the total number of strips per module. The key question then is by how much exactly this changes the interstrip capacitance. This motivates the studies presented here.

We discuss results from three methods used to determine the interstrip capacitance: analytical calculation, two- and three-dimensional (2D and 3D, respectively) simulations using Finite Element Analysis (FEA), and experimental measurements on a custom ROB with different strip geometries.

This paper is organized as follows: in section 2, we briefly describe the overall geometry of the GE2/1 chambers and of the readout strips on the readout boards. Section 3 provides information on the calculation and modelling of the interstrip capacitance of the GE2/1 strips. In section 4, we describe the setup used for experimental measurements of the interstrip capacitances. Results are presented and discussed in section 5.

2 Geometry of CMS GE2/1 GEM detectors

The GE2/1 muon station will cover the pseudo-rapidity region \( 1.6 < |\eta| < 2.4 \). This station consists of large trapezoidal chambers as shown in figure 3. A GE2/1 chamber comprises four separate modules and covers an area of 1.45 \( \text{m}^2 \). Chambers are installed in pairs on the muon station to provide two positional measurements per muon track. The GE2/1 station will comprise 72 chambers, each covering 20.3\(^\circ\) in the azimuthal direction, with 36 chambers per muon endcap. The back chamber contains four modules labeled M1 (smallest) to M4 (largest), and the front chamber comprises corresponding modules M5 (smallest) to M8 (largest). In total, 864 large GEM foils are needed for this system. In this study, the smallest and largest modules of a GE2/1 chamber, i.e. the M1 and M4 modules, are considered; their original strip specifications are summarized in table 1 [5].

<table>
<thead>
<tr>
<th>Module</th>
<th>Strip length (cm)</th>
<th>Strip width (cm)</th>
<th>Interstrip gap (cm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>M1</td>
<td>19.6</td>
<td>0.0478</td>
<td>0.02</td>
</tr>
<tr>
<td>M4</td>
<td>20.6</td>
<td>0.124</td>
<td>0.02</td>
</tr>
</tbody>
</table>

Figure 4 (top) shows a picture of the readout strips of the readout board of an M5 module as an example. The bottom of the same figure shows a zoomed image of the readout strips. Note
Figure 3. Left: the dimensions of the modules in the back chamber of the GE2/1 superchamber. Right: a fully instrumented GE2/1 prototype chamber.

the readout strip segmentation between readout sectors, as well as the diagonal pattern of vias that connect the strips to connecting traces on the back of the printed circuit board (PCB).

3 Calculation and modelling

Figure 5 displays a cross section of a subsection of the GE2/1 ROB used for the analytical calculations. Here, “Strip” refers to the readout strips on the ROB and “Trace” refers to the signal lines on the other side of the ROB which are connected to the readout strips through a via, which is an electrically conductive channel that runs through the PCB. These signal traces terminate in the readout connectors, where the front-end electronics are plugged in so that a signal can be read out.

3.1 Analytical calculation

The capacitance between coplanar metal strips on a dielectric surface has been widely investigated and used in particular in the fields of telecommunication and microwave applications [8, 9]. In this work, the interstrip capacitance per centimeter of strip length is calculated using a modified version of the expression developed in [8]. This equation is modified to account for readout strips on the front of the board and for the traces on the back side of the ROB. Using the dimensions displayed in figure 5, we obtain the following equations, which are a linear sum of the strip and
Figure 4. Top: the readout strips on the ROB of a prototype module of the GE2/1 GEM detector. Bottom: a zoomed image of readout strips in the same ROB. Note the vias running in diagonal patterns near the center.

trace capacitances:

\[
\frac{C}{l} = (C_{sa} + C_a)l_s^{-1} + (C_{st} + C_t)l_t^{-1}
\]

\[
= \varepsilon_0 \left( \left( \varepsilon - 1 \right) \frac{K(k')}{2K(k)} + \frac{K(k'_0)}{K(k_0)} \right) + \varepsilon_0 \left( \left( \varepsilon - 1 \right) \frac{K(k'_t)}{2K(k_t)} + \frac{K(k'_0)}{K(k_0_t)} \right)
\]
Figure 5. The readout strip and trace geometry, where \( w \) is the strip width, \( 2g \) is the gap width of the strips, \( w_t \) is the trace width, \( 2g_t \) is the gap width of the traces, and \( h \) is the thickness of the substrate with dielectric constant \( \epsilon \). Note that strips and traces are connected by vias (not shown), which are conductive connections that run between the layers of the PCB.

where:

\[
    k = \tanh\left( \frac{\pi g}{2h} \right) \coth\left( \frac{\pi (w + g)}{2h} \right) (3.2)
\]

\[
    k' = \sqrt{1 - k^2} \quad (3.3)
\]

\[
    k_0 = \frac{g}{w + g} \quad (3.4)
\]

\[
    k'_0 = \sqrt{1 - k_0^2} \quad (3.5)
\]

\[
    k_t = \tanh\left( \frac{\pi g_t}{2h} \right) \coth\left( \frac{\pi (w_t + g_t)}{2h} \right) \quad (3.6)
\]

\[
    k'_t = \sqrt{1 - k_t^2} \quad (3.7)
\]

\[
    k_{0t} = \frac{g_t}{w_t + g_t} \quad (3.8)
\]

\[
    k'_{0t} = \sqrt{1 - k_{0t}^2} \quad (3.9)
\]

Here, \( C_a \) is the capacitance between two readout strips of length \( l_s \) with air above and below, \( C_{sa} \) is the capacitance between the readout strips due to the presence of the PCB substrate below, \( C_t \) is the interstrip capacitance between two traces of length \( l_t \) with air above and below, and \( C_{st} \) is the capacitance between the traces due to the presence of the substrate. Equations (3.2)–(3.9) are the moduli of \( K(k) \), which is the complete elliptic integral of the first kind, where \( w \) is the strip width, \( g \) is the gap between the readout strips, \( g_t \) is the gap between the traces, \( h \) is the thickness of the FR4 (flame retardant glass-reinforced epoxy laminate) substrate with dielectric constant \( \epsilon = 4.7 \), and \( \epsilon_0 \) is the vacuum permittivity.

The average trace lengths, trace widths, and gap widths used for this calculation are measured experimentally as explained in section 4. The calculations are performed using MATLAB [10], and the built-in MATLAB function \texttt{ellipke()} is used for the complete elliptic integral of the first kind.
3.2 Finite Element Analysis model

A model of the GEM readout board based on the FEA is created using COMSOL, a Multiphysics simulation software [11]. The initial model uses simply two strips with the strip width and the width of the gap between the two strips as parameters. This results in a basic 2D model, as shown in figure 6 (left). To find the interstrip capacitance, a potential difference of 1 V is applied between the two strips and then the COMSOL software calculates the charges \( q \) using Gauss’s Law and the capacitance \( C = \frac{q}{V} \). Specifically, the FEA model always considers one strip at 1 V and the other one at 0 V. The model utilizes the Electrostatic Physics module and extra fine meshing is done for all the components as shown in figure 6 (right).

![Figure 6](image-url) Left: the electric potential \( V \) in the vicinity of two readout strips with a strip gap of 0.4 mm calculated with the 2D FEA model. A potential difference of 1 V is applied between the strips and the interstrip capacitance is found to be 0.445 pF/cm. Right: the structure of the mesh obtained in the strips along with the air volume on the top and substrate volume at the bottom of the strips.

The analytical method is limited to two strips and 2D calculations. In order to get more detailed insight into the interstrip capacitance, we also perform 3D modelling using the COMSOL software, i.e. including the finite length of the readout strips and the 3D geometry. Figure 7 shows 3D models for three strips and for 128 strips. The latter can be utilized to calculate the interstrip capacitance between any strips, i.e. not limited to only adjacent strips. The 3D model with two strips can also be extended to take into account the traces along with the vias that connect them to the readout strips, as shown in figure 8 (left). Here, the vias are connected from the center of the traces to the center of the strips. Figure 8 (right) shows a cross-sectional view of the resulting potential at the strip center.

The models for the M1 and M4 modules of the GE2/1 chamber are also built using the COMSOL software. Since these are multi-strip models, it is not feasible to manually create the whole model. Instead, the COMSOL software is interfaced with MATLAB programming code to generate a model with the full complement of 384 strips. In this model, we also accommodate the gas volume in addition to the copper strips and the FR4 substrate. This model can also accommodate a copper sheet 1 mm above the ROB to simulate the presence of the GEM3 foil above the ROB (see figure 2), consistent with the hardware configuration (see figure 11). Using this software, we can designate the strips between which we wish to calculate the interstrip capacitance. This allows us to obtain...
the electric potential across the entire module and to calculate the interstrip capacitance between various combinations of the strips. For example, figure 9 shows the electric potential across the M1 module with the value of the interstrip capacitance between first and 384th strip determined to be 0.00838 pF/cm (left) and 0.0154 pF/cm between the first and the 192nd strip (right).

4 Experimental measurements

In order to conduct a comprehensive analysis of the problem, a custom ROB is fabricated that allows direct physical capacitance measurement. It has the overall shape of a GE1/1 ROB with twelve
**Figure 9.** Left: electric potential across the bottom half of the M1 module for calculating the interstrip capacitance between first and 384th strip. Right: electric potential across the bottom half of the M1 module for calculating the interstrip capacitance between first and 192nd strip. A fixed potential of 1 V (red) is applied to the first strip and a fixed potential of 0 V (blue) is applied to the other strip of interest. The capacitance between those two strips is then calculated with the potential of all other strips varying accordingly.

different strip configurations proposed for the M1 and M4 GE2/1 modules. These configurations explore different options for strip and trace lengths, as well as for strip and gap widths. To determine the geometry of the traces on the other side of the board, their length, width, and gap width are measured twelve times at each end of the traces. Because the gap width between the traces is not constant along their lengths, the average between the smallest and largest gap widths is used in the calculation. Table 2 lists the specific configurations of the readout strips and the measured signal trace dimensions in each of the 12 sectors of the custom-built ROB, including the parameters from the designs in the original Technical Design Report (TDR) [5].

The interstrip capacitance is measured in each readout sector with a commercial Excelvan M6013 capacitance meter. For each pair of strips, four measurements are made. To obtain an

<table>
<thead>
<tr>
<th>Sector</th>
<th>Module</th>
<th>Parameters</th>
<th>Avg. meas. length (cm)</th>
<th>Avg. meas. width (mm)</th>
<th>Avg. meas. Gap width (mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>M4</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>8.490 ± 1.796</td>
<td>0.48 ± 0.02</td>
<td>0.67 ± 0.02</td>
</tr>
<tr>
<td>2</td>
<td>M4</td>
<td>Gap: 0.3 mm</td>
<td>9.234 ± 1.916</td>
<td>0.38 ± 0.02</td>
<td>0.72 ± 0.06</td>
</tr>
<tr>
<td>3</td>
<td>M4</td>
<td>2×Width, 0.5×Length</td>
<td>10.93 ± 1.59</td>
<td>0.44 ± 0.01</td>
<td>0.76 ± 0.05</td>
</tr>
<tr>
<td>4</td>
<td>M4</td>
<td>Long traces</td>
<td>21.95 ± 0.91</td>
<td>0.38 ± 0.01</td>
<td>0.66 ± 0.02</td>
</tr>
<tr>
<td>5</td>
<td>M1</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>6.140 ± 1.122</td>
<td>0.60 ± 0.03</td>
<td>0.44 ± 0.03</td>
</tr>
<tr>
<td>6</td>
<td>M1</td>
<td>Gap: 0.3 mm</td>
<td>5.438 ± 0.957</td>
<td>0.41 ± 0.01</td>
<td>0.59 ± 0.03</td>
</tr>
<tr>
<td>7</td>
<td>M1</td>
<td>Gap: 0.4 mm</td>
<td>5.576 ± 1.027</td>
<td>0.39 ± 0.01</td>
<td>0.47 ± 0.03</td>
</tr>
<tr>
<td>8</td>
<td>M1</td>
<td>2×Width, 0.5×Length</td>
<td>6.209 ± 1.136</td>
<td>0.34 ± 0.01</td>
<td>0.45 ± 0.01</td>
</tr>
<tr>
<td>9</td>
<td>M1</td>
<td>0.5×Length</td>
<td>1.990 ± 0.979</td>
<td>0.35 ± 0.02</td>
<td>0.51 ± 0.18</td>
</tr>
<tr>
<td>10</td>
<td>M1</td>
<td>Original TDR design, Long traces</td>
<td>13.00 ± 0.07</td>
<td>0.33 ± 0.01</td>
<td>0.43 ± 0.01</td>
</tr>
<tr>
<td>11</td>
<td>M1</td>
<td>Original TDR design, Minimal traces</td>
<td>3.425 ± 0.741</td>
<td>0.38 ± 0.01</td>
<td>0.40 ± 0.05</td>
</tr>
<tr>
<td>12</td>
<td>M1</td>
<td>Minimal traces, 2×Width, 0.5×Length</td>
<td>3.806 ± 1.227</td>
<td>0.38 ± 0.01</td>
<td>0.45 ± 0.08</td>
</tr>
</tbody>
</table>
Figure 10. Layout of the GE2/1 custom ROB. Left: readout strips on the board on which interstrip capacitances are measured. Right: signal trace routing on the back side of the ROB and the position of the readout connectors. The specific strip geometries in each of the 12 sectors are listed in table 2.

accurate measurement, the probes of the capacitance meter are placed at opposite ends of adjacent strip pairs, and held about a centimeter above the strips by one person while the meter is zeroed by another person. After zeroing, the probes are immediately placed on the strip and a reading is taken. A weighted mean over all strips in each sector is calculated from the average of all trials for each individual strip, and the standard deviation of the weighted mean is computed for all sectors.

The measurements are repeated with a copper-covered PCB suspended 1 mm from the readout board in order to simulate the capacitance contribution of the bottom of the GEM3 foil above it (see figure 11). One-millimeter dielectric FR4 spacers are placed around the edge of the ROB to hold the copper-clad PCB 1 mm from the ROB. Extra spacers are also used in areas where there are no readout strips to ensure that the ROB remains planar. Because the readout strips are not directly accessible in this configuration, the probes of the capacitance meter are instead placed on the pins of the 128-channel Panasonic connector on the ROB. The same procedure of zeroing the meter and reading the measurements is followed as described above. The measurements are taken with the same statistics and in the same locations for both strips and traces (except for sector 1 where three additional measurements are taken).
5 Results and discussion

The calculated and measured interstrip capacitances for the readout board of GE2/1 detectors are presented for various configurations of strip dimensions. We wish to compare the results from the two calculation methods to each other and then the calculations to the measurements. For the latter, the trace dimensions in the analytical calculation and in the FEA modelling with 2 strips and 2 traces are varied to reproduce the different trace lengths on the physical ROB (see table 2).

5.1 Comparison of results from analytical calculations and from FEA model

Figure 12 compares the results obtained from varying the strip width and the gap width between the strips for the M1 and M4 modules. These results are based on the 2D model for both the analytical calculations and the FEA model. The four different strip widths considered here correspond to the original TDR strip width (see table 1) and a doubled strip width for the M1 and M4 modules. For a strip gap of 0.02 cm, the discrepancies between the analytical calculation and the FEA model are 1.5–4.5%, and for a strip gap of 0.04 cm they are 1.8-4.8%. For both strip gap configurations, the minimum error corresponds to the M4 module with double strip width and the maximum error is for the M1 module with double strip width.

Results from both methods agree quite well in all cases. As expected, interstrip capacitances increase when the strip width is doubled for both M1 and M4 modules. However, the increase is only on the order of 10–20%. Since interstrip capacitance is directly proportional to strip length, halving the strip length will decrease the capacitance by 50%. Consequently, halving the strip length while doubling the strip width does indeed lead to an overall reduction of the interstrip
capacitance, which is now quantified to be 40-45%. This result confirms the original premise for this study quantitatively. A decrease on the order of 20% in the interstrip capacitance is seen in the calculations when the gap width between the strips is doubled.

Figure 12. Comparison between analytical calculation and 2D FEA modelling of interstrip capacitances per length for original TDR strip width and doubled strip width in the M1 and M4 modules.

5.2 Results from experimental measurements

For the experimental measurements of the interstrip capacitance, the values listed in table 3 are weighted means over all measured strip pairs in the sector, and the uncertainties are the standard deviations of the weighted means. The table also lists the ratios of the measured capacitances to the analytically calculated capacitances.

The configuration with the lowest measured interstrip capacitance (9.32 ± 0.05 pF) for the smaller M1 module is Sector 9 where the strip lengths are halved and the strip widths are unchanged, which is a 43% reduction over the original TDR configuration (Sector 5). If in addition the strip widths are doubled as in Sector 8, the measured interstrip capacitance is 11.82 ± 0.06 pF, which is a 27% reduction over the original TDR configuration. For the larger M4 module, the configuration with the lowest measured interstrip capacitance (15.32 ± 0.03 pF) is Sector 3 where the strip lengths are halved and the strip widths are doubled. This is a 29% reduction over the original TDR configuration (Sector 1). These measured reductions trend in the same way as the corresponding calculated reductions (M1: −33%, M4: −32%) when the strip lengths are halved and the strip widths are doubled, but are slightly less pronounced. Increasing the gap width decreases the interstrip capacitance as well (see results for Sectors 2, 6, and 7 in table 3) as one would expect, but the improvement over the original design is more marginal at the 8-16% level.
Table 3. Measured and analytically calculated interstrip capacitances for open GE2/1 ROB.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>M4</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>16.7</td>
<td>21.69 ± 0.05</td>
<td>1.30</td>
</tr>
<tr>
<td>2</td>
<td>M4</td>
<td>Gap: 0.3 mm</td>
<td>15.3</td>
<td>19.98 ± 0.12</td>
<td>1.31</td>
</tr>
<tr>
<td>3</td>
<td>M4</td>
<td>2×Width, 0.5×Length</td>
<td>10.5</td>
<td>15.32 ± 0.03</td>
<td>1.46</td>
</tr>
<tr>
<td>4</td>
<td>M4</td>
<td>Long traces</td>
<td>21.1</td>
<td>27.87 ± 0.09</td>
<td>1.32</td>
</tr>
<tr>
<td>5</td>
<td>M1</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>12.7</td>
<td>16.27 ± 0.04</td>
<td>1.28</td>
</tr>
<tr>
<td>6</td>
<td>M1</td>
<td>Gap: 0.3 mm</td>
<td>11.2</td>
<td>14.65 ± 0.07</td>
<td>1.31</td>
</tr>
<tr>
<td>7</td>
<td>M1</td>
<td>Gap: 0.4 mm</td>
<td>10.6</td>
<td>13.17 ± 0.04</td>
<td>1.24</td>
</tr>
<tr>
<td>8</td>
<td>M1</td>
<td>2×Width, 0.5×Length</td>
<td>8.5</td>
<td>11.82 ± 0.06</td>
<td>1.39</td>
</tr>
<tr>
<td>9</td>
<td>M1</td>
<td>0.5×Length</td>
<td>5.9</td>
<td>9.32 ± 0.05</td>
<td>1.58</td>
</tr>
<tr>
<td>10</td>
<td>M1</td>
<td>Original TDR design, Long traces</td>
<td>15.3</td>
<td>20.07 ± 0.07</td>
<td>1.31</td>
</tr>
<tr>
<td>11</td>
<td>M1</td>
<td>Original TDR design, Minimal traces</td>
<td>11.8</td>
<td>14.02 ± 0.02</td>
<td>1.19</td>
</tr>
<tr>
<td>12</td>
<td>M1</td>
<td>Minimal traces, 2×Width, 0.5×Length</td>
<td>7.6</td>
<td>10.39 ± 0.07</td>
<td>1.37</td>
</tr>
</tbody>
</table>

Table 3 shows also that longer trace lengths increase the interstrip capacitance as one would expect. Comparing Sector 1 with Sector 4, i.e. the original configuration of the M4 module with the original configuration of the M4 module with long traces, we find that the interstrip capacitance is around 30% (~ 6 pF) larger for the latter in both the experimental measurements and the calculations. The same effect is observed when comparing Sector 5 with Sector 10, i.e. the original configuration of the M1 module with the original configuration of the M1 module but with long traces; here the measured interstrip capacitance is around 23% (~ 4 pF) larger for the latter. Similarly, comparing measurements in Sector 5 with Sector 11, i.e. the original configuration of the M1 module with the same geometrical configuration, but with minimal trace lengths, we find that the latter is around 14% (~ 2 pF) smaller.

The measured capacitances are typically 20-40% higher than the analytically calculated values for all configurations. This is due to the simplicity of the model that is applied in the calculations where only the two strips and the FR4 substrate are present. By contrast, on the ROB the measured strip pair is surrounded by many other strips which leads to a modification of the electric potential in the space around the strip pair and an increased capacitance.

In summary, the measurements confirm the earlier conclusion from the calculations that the best strategy to minimize interstrip capacitance is to halve the strip lengths and double the strip widths if one wants to keep the number of strips constant. We also conclude that to reduce the interstrip capacitance and consequently the intrinsic noise from the ROB, the length of the traces should be minimized as much as possible in the GE2/1 and ME0 ROB designs. This is exemplified by the measurement result for Sector 12 that shows a 36% reduction in interstrip capacitance when both strategies are employed together.

5.3 Results for interstrip capacitance with and without a copper-covered PCB and 3D model

The motivation to perform additional measurements with the presence of a conductor plane comes from the discrepancy observed between the analytical calculations and the measurements shown in table 3. Clearly, nearby conductors modify the capacitance between adjacent strips. In a CMS
GEM detector, the bottom of GEM3 represents a large additional electrode only 1 mm away from the strips. The average measured interstrip capacitances both with and without the presence of a copper-covered PCB to simulate the bottom of GEM3, and the ratio of the two, are presented for each sector of the ROB in table 4. With the PCB present, the measured capacitances change by −2% to +34% over the measurements without the PCB, with most sectors showing an increased capacitance with an average of +15%.

The basic conclusions from the previous section still hold in this more realistic configuration. The measured interstrip capacitances with halved strip lengths and doubled strip widths are reduced by 17% and 22% over the original TDR configurations for the M1 and M4 modules, respectively. Sector 12 shows a 46% reduction in interstrip capacitance over the original TDR configuration (Sector 5) when in addition the trace lengths are minimized in M1.

Table 4. Measurements of the GE2/1 ROB interstrip capacitance with and without a facing copper plate.

<table>
<thead>
<tr>
<th>Sector</th>
<th>Module</th>
<th>Parameters</th>
<th>Avg. meas. cap. with plate</th>
<th>Avg. meas. cap. w/o plate</th>
<th>$C_w/C_{w/o}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>M4</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>21.69 ± 0.05</td>
<td>25.85 ± 0.27</td>
<td>1.192 ± 0.013</td>
</tr>
<tr>
<td>2</td>
<td>M4</td>
<td>Gap: 0.3 mm</td>
<td>19.98 ± 0.12</td>
<td>20.98 ± 0.03</td>
<td>1.050 ± 0.006</td>
</tr>
<tr>
<td>3</td>
<td>M4</td>
<td>2×Width, 0.5×Length</td>
<td>15.32 ± 0.03</td>
<td>20.16 ± 0.04</td>
<td>1.315 ± 0.004</td>
</tr>
<tr>
<td>4</td>
<td>M4</td>
<td>Long traces</td>
<td>27.87 ± 0.09</td>
<td>28.43 ± 0.07</td>
<td>1.020 ± 0.003</td>
</tr>
<tr>
<td>5</td>
<td>M1</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>16.27 ± 0.04</td>
<td>19.04 ± 0.21</td>
<td>1.170 ± 0.013</td>
</tr>
<tr>
<td>6</td>
<td>M1</td>
<td>Gap: 0.3 mm</td>
<td>14.65 ± 0.07</td>
<td>18.26 ± 0.06</td>
<td>1.246 ± 0.007</td>
</tr>
<tr>
<td>7</td>
<td>M1</td>
<td>Gap: 0.4 mm</td>
<td>13.17 ± 0.04</td>
<td>14.85 ± 0.08</td>
<td>1.128 ± 0.007</td>
</tr>
<tr>
<td>8</td>
<td>M1</td>
<td>2×Width, 0.5×Length</td>
<td>11.82 ± 0.06</td>
<td>15.82 ± 0.32</td>
<td>1.338 ± 0.028</td>
</tr>
<tr>
<td>9</td>
<td>M1</td>
<td>0.5×Length</td>
<td>9.32 ± 0.05</td>
<td>9.17 ± 0.10</td>
<td>0.984 ± 0.012</td>
</tr>
<tr>
<td>10</td>
<td>M1</td>
<td>Original TDR design, Long traces</td>
<td>20.58 ± 0.06</td>
<td>26.80 ± 0.14</td>
<td>1.302 ± 0.008</td>
</tr>
<tr>
<td>11</td>
<td>M1</td>
<td>Original TDR design, Minimal traces</td>
<td>14.02 ± 0.02</td>
<td>14.82 ± 0.03</td>
<td>1.057 ± 0.003</td>
</tr>
<tr>
<td>12</td>
<td>M1</td>
<td>Minimal traces, 2×Width, 0.5×Length</td>
<td>10.39 ± 0.07</td>
<td>10.33 ± 0.11</td>
<td>0.994 ± 0.013</td>
</tr>
</tbody>
</table>

The interstrip capacitance between two adjacent strips obtained from the multi-strip FEA model both with and without the presence of a copper plate, and the ratio of the two are presented in table 5. Because the FEA model considers multiple strips, it is difficult to simulate in addition traces of varying lengths and widths. Consequently, in this model the traces are not considered, but the various strip and gap geometries are simulated, which results in simulations performed for eight of the twelve ROB sectors. In sectors 4 and 10–12, the difference is only the length of the traces. Since the traces are not considered in the model, the value of the interstrip capacitance reflects the sectors whose strip parameters are the same. For example, sector 10 is the original TDR design, but with minimal trace lengths. Thus, the interstrip capacitance will reflect the original TDR design (sector 5) since the signal traces are not included in the simulation. The interstrip capacitances with and without a copper plate are almost the same in the simulation, as can be seen from the ratio between them. As in the experimental measurements, the lowest simulated interstrip capacitance for the M1 module is obtained by halving the strip length, and for the M4 module by doubling the strip width and halving the strip length.
Although the overall relative variations of the FEA results from sector to sector are in agreement with the variations in the experimental measurements, there exist differences in the absolute values. Comparing table 4 with table 5, we find that the values obtained from the FEA model are 22–40% lower than the experimentally measured values. This discrepancy is presumably due to the absence of the signal traces when simulating the readout board using the FEA model.

Table 5. Interstrip capacitance from multi-strip FEA model of GE2/1 ROB with and without a copper plate. Note that sectors 4, 10-12 that vary trace lengths are not considered in the model and the error in the values of interstrip capacitance is $10^{-3}$ pF.

<table>
<thead>
<tr>
<th>Sector</th>
<th>Module</th>
<th>Parameters</th>
<th>FEA cap. w/o plate (pF)</th>
<th>FEA cap. with plate (pF)</th>
<th>$C_W/C_W^{o}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>M4</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>16.12</td>
<td>16.25</td>
<td>1.008</td>
</tr>
<tr>
<td>2</td>
<td>M4</td>
<td>Gap: 0.3 mm</td>
<td>14.93</td>
<td>14.97</td>
<td>1.003</td>
</tr>
<tr>
<td>3</td>
<td>M4</td>
<td>2×Width, 0.5×Length</td>
<td>12.64</td>
<td>12.69</td>
<td>1.004</td>
</tr>
<tr>
<td>4</td>
<td>M4</td>
<td>Same as Sector 1, long traces not considered</td>
<td>16.12</td>
<td>16.25</td>
<td>1.008</td>
</tr>
<tr>
<td>5</td>
<td>M1</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>13.16</td>
<td>13.61</td>
<td>1.034</td>
</tr>
<tr>
<td>6</td>
<td>M1</td>
<td>Gap: 0.3 mm</td>
<td>11.24</td>
<td>11.27</td>
<td>1.002</td>
</tr>
<tr>
<td>7</td>
<td>M1</td>
<td>Gap: 0.4 mm</td>
<td>10.43</td>
<td>10.56</td>
<td>1.013</td>
</tr>
<tr>
<td>8</td>
<td>M1</td>
<td>2×Width, 0.5×Length</td>
<td>10.54</td>
<td>10.74</td>
<td>1.018</td>
</tr>
<tr>
<td>9</td>
<td>M1</td>
<td>0.5×Length</td>
<td>7.01</td>
<td>7.18</td>
<td>1.024</td>
</tr>
<tr>
<td>10</td>
<td>M1</td>
<td>Same as Sector 5, long traces not considered</td>
<td>13.16</td>
<td>13.61</td>
<td>1.034</td>
</tr>
<tr>
<td>11</td>
<td>M1</td>
<td>Same as Sector 5, minimal traces not considered</td>
<td>13.16</td>
<td>13.61</td>
<td>1.034</td>
</tr>
<tr>
<td>12</td>
<td>M1</td>
<td>Same as Sector 8, minimal traces not considered</td>
<td>10.54</td>
<td>10.74</td>
<td>1.018</td>
</tr>
</tbody>
</table>

This observed discrepancy prompts us to create a 3D FEA model to include the contribution of the traces. However, it is technically difficult to simulate the traces of the whole custom-built GE2/1 readout board (see figure 10), so a simple model with only two strips and two traces is considered to model the 12 sectors with their various strip and trace geometries (see figure 8). This model can also simulate the effect of the presence of copper at the bottom of the GEM3 foil. Table 6 shows the results of the interstrip capacitance obtained from this two-strips-and-two-traces 3D FEA model, both with and without the presence of a copper plate, and the ratio of the two. Including the traces in the model reduces the relative discrepancies with the experimental measurements significantly. Figure 13 shows a comparison of the results from this FEA model and experimental measurements, both without a copper plate (left) and with a copper plate (right). Results without the copper plate typically agree better than results with the copper plate.

The multi-strip FEA model allows us also to calculate an interstrip capacitance between strips that are not necessarily directly adjacent. For example, we calculate the capacitance between the first strip and each of the next 128 strips in the presence of all the other strips as shown in figure 7 (right). A fixed potential of 1 V is applied to the first strip and a fixed potential of 0 V is applied to the other strip of interest. The capacitance between those two strips is then calculated with the potential of all other strips varying accordingly. The result is shown in figure 14 for the first 128 strips without a PCB present. Beyond that, the capacitance does not change very much anymore. As the distance between the strips is increased, the interstrip capacitance decreases similar to an inverse function.
Figure 13. Left: comparison between experimental measurements and results from two-strips-and-two-traces FEA model in 3D without a facing copper plate. Right: comparison between experimental measurements and results from two-strips-and-two-traces FEA model in 3D with a facing copper plate. Note: the error bars for the measurements are present but are of the same order as the markers.

Table 6. Interstrip capacitance from two-strips-and-two-traces 3D FEA model of GE2/1 ROB with and without a copper plate. Note: the error in the values of interstrip capacitance is $10^{-3}$ pF.

<table>
<thead>
<tr>
<th>Sector</th>
<th>Module</th>
<th>Parameters</th>
<th>FEA cap. w/o plate (pF)</th>
<th>FEA cap. with plate (pF)</th>
<th>$C_w/C_{w/o}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>M4</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>18.538</td>
<td>19.085</td>
<td>1.029</td>
</tr>
<tr>
<td>2</td>
<td>M4</td>
<td>Gap: 0.3 mm</td>
<td>16.405</td>
<td>16.519</td>
<td>1.007</td>
</tr>
<tr>
<td>3</td>
<td>M4</td>
<td>2×Width, 0.5×Length</td>
<td>11.606</td>
<td>11.924</td>
<td>1.027</td>
</tr>
<tr>
<td>4</td>
<td>M4</td>
<td>Long traces</td>
<td>23.060</td>
<td>23.124</td>
<td>1.002</td>
</tr>
<tr>
<td>5</td>
<td>M1</td>
<td>Original TDR design (Strip Gap: 0.2 mm)</td>
<td>16.251</td>
<td>16.709</td>
<td>1.028</td>
</tr>
<tr>
<td>6</td>
<td>M1</td>
<td>Gap: 0.3 mm</td>
<td>13.294</td>
<td>13.506</td>
<td>1.015</td>
</tr>
<tr>
<td>7</td>
<td>M1</td>
<td>Gap: 0.4 mm</td>
<td>12.313</td>
<td>12.816</td>
<td>1.041</td>
</tr>
<tr>
<td>8</td>
<td>M1</td>
<td>2×Width, 0.5×Length</td>
<td>9.741</td>
<td>10.283</td>
<td>1.055</td>
</tr>
<tr>
<td>9</td>
<td>M1</td>
<td>0.5×Length</td>
<td>7.435</td>
<td>7.639</td>
<td>1.027</td>
</tr>
<tr>
<td>10</td>
<td>M1</td>
<td>Original TDR design, Long traces</td>
<td>18.960</td>
<td>19.394</td>
<td>1.022</td>
</tr>
<tr>
<td>11</td>
<td>M1</td>
<td>Original TDR design, Minimal traces</td>
<td>13.489</td>
<td>13.764</td>
<td>1.020</td>
</tr>
<tr>
<td>12</td>
<td>M1</td>
<td>Minimal traces, 2×Width, 0.5×Length</td>
<td>8.796</td>
<td>8.873</td>
<td>1.008</td>
</tr>
</tbody>
</table>

6 Summary and conclusions

This paper presents and discusses analytical calculations and physical measurements of the interstrip capacitances for twelve different potential strip geometries and dimensions of the readout boards for the smallest (M1) and largest (M4) modules in the GE2/1 detector for the CMS muon upgrade. We also present results from 2D and 3D Finite Element Analysis modelling of this system. The main goal of the study is to find configurations that minimize the interstrip capacitances and consequently maximize the signal-to-noise ratio for the detector. Specifically, we investigate if a configuration with doubled strip width and halved strip length, which leaves total channel number in the detector unchanged, can reduce interstrip capacitance compared with the original configuration.
Overall, we find agreement at the 1.5–4.8% level between the two methods of calculations and on the average at the 17% level between calculations and measurements. For the M1 (M4) module, the configuration with halved strip lengths and doubled strip widths results in a measured 27 (29)% reduction over the original configuration. The corresponding calculations give reductions of 33 (32)%.

Increasing the width of the 0.02 cm gaps between strips by 50–100% only produces an 8–16% reduction in interstrip capacitance. An important observation from the measurements of the interstrip capacitance is the effect the signal traces on the other side of the board have on the capacitance. With longer trace lengths, the interstrip capacitance increases by about 23 (30)% in the M1 (M4) module. We also find on average a 15% increase in the measured interstrip capacitance with the addition of a copper-covered PCB which is used to simulate the capacitance contribution from the bottom of the third GEM foil.

Finally, we briefly comment on the expected impact of the doubled strip width on detector performance. The main purpose of the GE2/1 detector is to help control the Level-1 muon trigger rates. In the original design [4, 5], two strips are ganged together to form a trigger “pad”. Consequently, we expect no impact on trigger performance at all if one double-width strip is used as one trigger “pad”.

We conclude that the best strategy to minimize interstrip capacitance for the GE2/1 readout boards is indeed to halve the strip lengths and double the strip widths if one wants to keep the number of strips constant and to minimize the length of all signal traces on the board. We have now adopted this design modification for all eight module types of the GE2/1 detector and will produce the final detector with this new strip design (see figure 4).


Acknowledgments

We gratefully acknowledge support from FRS-FNRS (Belgium), FWO-Flanders (Belgium), BSF-MES (Bulgaria), MOST and NSFC (China), BMBF (Germany), CSIR (India), DAE (India), DST (India), UGC (India), INFN (Italy), NRF (Korea), QNRF (Qatar), DOE (U.S.A.), and NSF (U.S.A.). We thank Dr. Shady Khalil for providing access to COMSOL Multiphysics software and Qasim Khan for the initial setup of the package for this work. Both are from the Electrical Engineering Department of Texas A&M University at Qatar. The authors also wish to thank a team of undergraduate students at Florida Institute of Technology (A. Bustos, J. Hammond, A. Lucciola, M. Werbiskis, and L. Shaw), for their help with performing the interstrip capacitance and trace dimension measurements.

References