The paper describes a mixed-mode ASIC composed of a fast readout architecture that interfaces with a matrix of 4096 Monolithic Active Pixel Sensors (MAPS). The matrix has 128 columns and 32 rows of pixels and is divided into 256 regions of 4 times 4 pixels, named macro-pixels (MPs). The chip is an upgrade of a smaller version having 256 pixels that was designed and tested. The two chips were designed via STM 130 nm CMOS technology. The pixel dimension is 50 by 50 mum2 . The work is aimed at improving the design of MAPS detectors with an on-chip fast sparsification system, for particle tracking, to match the requirements of future high-energy physics experiments. The readout architecture implemented is data driven to extend the flexibility of the system, to be also used in first level triggers on tracks in vertex detectors. Simulations indicate that the readout system can cope with an average hit rate up to 100 MHz/cm2 if a master clock of 80 MHz is used, while maintaining an overall efficiency over 99%.

(2009). On-Chip Fast Data Sparsification for a Monolithic 4096-Pixel Device [journal article - articolo]. In IEEE TRANSACTIONS ON NUCLEAR SCIENCE. Retrieved from http://hdl.handle.net/10446/117893

On-Chip Fast Data Sparsification for a Monolithic 4096-Pixel Device

Gaioni, L.;Manghisoni, Massimo;Re, Valerio;Traversi, Gianluca;
2009-01-01

Abstract

The paper describes a mixed-mode ASIC composed of a fast readout architecture that interfaces with a matrix of 4096 Monolithic Active Pixel Sensors (MAPS). The matrix has 128 columns and 32 rows of pixels and is divided into 256 regions of 4 times 4 pixels, named macro-pixels (MPs). The chip is an upgrade of a smaller version having 256 pixels that was designed and tested. The two chips were designed via STM 130 nm CMOS technology. The pixel dimension is 50 by 50 mum2 . The work is aimed at improving the design of MAPS detectors with an on-chip fast sparsification system, for particle tracking, to match the requirements of future high-energy physics experiments. The readout architecture implemented is data driven to extend the flexibility of the system, to be also used in first level triggers on tracks in vertex detectors. Simulations indicate that the readout system can cope with an average hit rate up to 100 MHz/cm2 if a master clock of 80 MHz is used, while maintaining an overall efficiency over 99%.
journal article - articolo
2009
Gabrielli, A.; Batignani, G.; Bettarini, S.; Bosi, F.; Calderini, G.; Cenci, R.; Dell'Orso, M.; Forti, F.; Giannetti, P.; Giorgi, M. A.; Lusiani, A.; ...espandi
(2009). On-Chip Fast Data Sparsification for a Monolithic 4096-Pixel Device [journal article - articolo]. In IEEE TRANSACTIONS ON NUCLEAR SCIENCE. Retrieved from http://hdl.handle.net/10446/117893
File allegato/i alla scheda:
File Dimensione del file Formato  
05075934.pdf

Solo gestori di archivio

Versione: publisher's version - versione editoriale
Licenza: Licenza default Aisberg
Dimensione del file 768.59 kB
Formato Adobe PDF
768.59 kB Adobe PDF   Visualizza/Apri
Pubblicazioni consigliate

Aisberg ©2008 Servizi bibliotecari, Università degli studi di Bergamo | Terms of use/Condizioni di utilizzo

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/10446/117893
Citazioni
  • Scopus 3
  • ???jsp.display-item.citation.isi??? 3
social impact