This paper presents the design and experimental results relevant to front-end circuits integrated on detector-grade high resistivity silicon. The fabrication technology is made available by the Istituto per la Ricerca Scientifica e Tecnologica (ITC-IRST), Trento, Italy and allows using a common substrate for different kinds of active devices, such as N-channel JFETs and MOSFETs, and for pixel, microstrip, and PIN detectors. This research activity is being carried out in the framework of a project aiming at the fabrication of a multichannel mixed analog-digital chip for the readout of solid-state detectors integrated in the same substrate. Possible applications are in the field of medical and industrial imaging and space and high energy physics experiments. An all-JFET charge sensitive amplifier, which can use either a resistive or a nonresistive feedback network, has been characterized. The two configurations have been compared to each other, paying particular attention to noise performances, in view of the design of the complete readout channel. Operation capability in harsh radiation environment has been evaluated through exposure to gamma-rays from a 60Co source.

(2003). JFET front-end circuits integrated in a detector-grade silicon substrate [journal article - articolo]. In IEEE TRANSACTIONS ON NUCLEAR SCIENCE. Retrieved from http://hdl.handle.net/10446/117945

JFET front-end circuits integrated in a detector-grade silicon substrate

Manghisoni, Massimo;Re, Valerio;Traversi, Gianluca;
2003-01-01

Abstract

This paper presents the design and experimental results relevant to front-end circuits integrated on detector-grade high resistivity silicon. The fabrication technology is made available by the Istituto per la Ricerca Scientifica e Tecnologica (ITC-IRST), Trento, Italy and allows using a common substrate for different kinds of active devices, such as N-channel JFETs and MOSFETs, and for pixel, microstrip, and PIN detectors. This research activity is being carried out in the framework of a project aiming at the fabrication of a multichannel mixed analog-digital chip for the readout of solid-state detectors integrated in the same substrate. Possible applications are in the field of medical and industrial imaging and space and high energy physics experiments. An all-JFET charge sensitive amplifier, which can use either a resistive or a nonresistive feedback network, has been characterized. The two configurations have been compared to each other, paying particular attention to noise performances, in view of the design of the complete readout channel. Operation capability in harsh radiation environment has been evaluated through exposure to gamma-rays from a 60Co source.
journal article - articolo
2003
Manghisoni, Massimo; Ratti, Lodovico; Re, Valerio; Speziali, Valeria; Traversi, Gianluca; Dalla Betta, Gian Franco; Boscardin, Maurizio; Batignani, Gi...espandi
(2003). JFET front-end circuits integrated in a detector-grade silicon substrate [journal article - articolo]. In IEEE TRANSACTIONS ON NUCLEAR SCIENCE. Retrieved from http://hdl.handle.net/10446/117945
File allegato/i alla scheda:
File Dimensione del file Formato  
01221901.pdf

Solo gestori di archivio

Versione: publisher's version - versione editoriale
Licenza: Licenza default Aisberg
Dimensione del file 336.71 kB
Formato Adobe PDF
336.71 kB Adobe PDF   Visualizza/Apri
Pubblicazioni consigliate

Aisberg ©2008 Servizi bibliotecari, Università degli studi di Bergamo | Terms of use/Condizioni di utilizzo

Utilizza questo identificativo per citare o creare un link a questo documento: https://hdl.handle.net/10446/117945
Citazioni
  • Scopus 0
  • ???jsp.display-item.citation.isi??? 12
social impact