Test for the mitigation of the Single Event Upset for ASIC in 130 nm technology