This work presents the design and characterization of Explorer-0, a Monolithic Active Pixel Sensor (MAPS) developed in the framework of the R&D activity for the upgrade of the Inner Tracking System (ITS) of the ALICE experiment at CERN. The Explorer-0 chip has been manufactured in the TowerJazz 180 nm CMOS Imaging Sensor process, based on a high-resistivity (rho > 1 k Omega.cm), 18 mu m thick, epitaxial layer. It contains different pixel designs with a variation of the collection electrode shape and pixel pitch (20 mu m and 30 mu m). The pixel circuit offers the possibility of varying the sensor bias and to decouple the read-out time from the charge integration time. Charge collection properties of the different pixel designs have been studied with respect to the sensor bias using a 5.9 keV X-ray source (Fe-55) and a 4 GeV/c electron beam. The radiation tolerance of this technology in view of the expected radiation levels foreseen in ALICE has been established as well. The sensor capacitance, which is a key parameter for a compact low-power front-end design, has been estimated. Based on these results, a second version of the Explorer chip has been designed and successfully tested. The latter has a lower contribution of the circuit to the overall input capacitance allowing for a higher sensor Signal to Noise Ratio (SNR).
(2013). Explorer-0: A Monolithic Pixel Sensor in a 180 nm CMOS process with an 18 µm thick high resistivity epitaxial layer . Retrieved from http://hdl.handle.net/10446/187177
Explorer-0: A Monolithic Pixel Sensor in a 180 nm CMOS process with an 18 µm thick high resistivity epitaxial layer
Mattiazzo, S.;
2013-01-01
Abstract
This work presents the design and characterization of Explorer-0, a Monolithic Active Pixel Sensor (MAPS) developed in the framework of the R&D activity for the upgrade of the Inner Tracking System (ITS) of the ALICE experiment at CERN. The Explorer-0 chip has been manufactured in the TowerJazz 180 nm CMOS Imaging Sensor process, based on a high-resistivity (rho > 1 k Omega.cm), 18 mu m thick, epitaxial layer. It contains different pixel designs with a variation of the collection electrode shape and pixel pitch (20 mu m and 30 mu m). The pixel circuit offers the possibility of varying the sensor bias and to decouple the read-out time from the charge integration time. Charge collection properties of the different pixel designs have been studied with respect to the sensor bias using a 5.9 keV X-ray source (Fe-55) and a 4 GeV/c electron beam. The radiation tolerance of this technology in view of the expected radiation levels foreseen in ALICE has been established as well. The sensor capacitance, which is a key parameter for a compact low-power front-end design, has been estimated. Based on these results, a second version of the Explorer chip has been designed and successfully tested. The latter has a lower contribution of the circuit to the overall input capacitance allowing for a higher sensor Signal to Noise Ratio (SNR).File | Dimensione del file | Formato | |
---|---|---|---|
explorer0-a-monolithic-pixel-sensor-in-a-180-nm-cmos-process-wit-2013.pdf
Solo gestori di archivio
Versione:
publisher's version - versione editoriale
Licenza:
Licenza default Aisberg
Dimensione del file
269.6 kB
Formato
Adobe PDF
|
269.6 kB | Adobe PDF | Visualizza/Apri |
Pubblicazioni consigliate
Aisberg ©2008 Servizi bibliotecari, Università degli studi di Bergamo | Terms of use/Condizioni di utilizzo